Contact us
Book a joint-test slot, request original reports or ask about configurations and pricing. Reach us directly.
To get a faster answer, tell us
- Which accelerators you run and how many
- Your inference framework and main models
- Typical context length and concurrency
- Which report IDs you want to read (R1–R9)
Test jointly first, decide afterwards
Every engagement starts with a gated joint test of about 10 weeks. Four gates are passed in sequence; if one is missed, the project stops there, so you never pay for a benefit that was not demonstrated.
G1Week 2
Delivery acceptance
All materials delivered and inspected; every array passes its power-on self-test with all 24 drives recognized.
G2Week 4
Single-node baseline
The single-node 8-GPU inference baseline is reproduced within ±10% of the R1 figures; a local stress test of one array reaches 83% line efficiency against the measured anchor.
G3Week 7
Main joint-test gate
KV tiering must deliver both a TTFT reduction of ≥25% and a throughput gain inside the measured +29–40% band; with 8 nodes sharing one array, read-back bandwidth approaches the NIC ceiling.
G4Week 10
Stability and sign-off
72 hours of continuous load without interruption; single-drive and single-link fault injection stays invisible to the workload; a signed joint-test report is issued.
Company details
| Company | Xinyuanyi (Tianjin) Semiconductor Equipment Co., Ltd. |
|---|---|
| Location | Tianjin, China |
| Contact | Wang Limin |
| Phone | +86 131 6181 8898 |
| mingxin@agentmail.toThe inbox is monitored and triaged by AI around the clock |